View MSM512100_992259.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

E2G0016-17-41
Semiconductor MSM512100/L
Semiconductor
This version: Jan. 1998 MSM512100/L Previous version: May 1997
2,097,152-Word 1-Bit DYNAMIC RAM : FAST PAGE MODE TYPE
DESCRIPTION
The MSM512100/L is a 2,097,152-word 1-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM512100/L achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/single-layer metal CMOS process. The MSM512100/L is available in a 26/20-pin plastic SOJ. The MSM512100L (the low-power version) is specially designed for lower-power applications.
FEATURES
* 2,097,152-word 1-bit configuration * Single 5 V power supply, 10% tolerance * Input : TTL compatible, low input capacitance * Output : TTL compatible, 3-state * Refresh : 1024 cycles/16 ms, 1024 cycles/128 ms (L-version) * Fast page mode, read modify write capability * CAS before RAS refresh, hidden refresh, RAS-only refresh capability * Multi-bit test mode capability * Package: 26/20-pin 300 mil plastic SOJ (SOJ26/20-P-300-1.27) (Product : MSM512100/L-xxSJ) xx indicates speed rank.
PRODUCT FAMILY
Family MSM512100/L-60 MSM512100/L-70 MSM512100/L-80 Access Time (Max.) tRAC tAA tCAC tOEA 60 ns 30 ns 15 ns 15 ns 70 ns 35 ns 20 ns 20 ns 80 ns 40 ns 20 ns 20 ns Cycle Time Power Dissipation (Min.) Operating (Max.) Standby (Max.) 110 ns 130 ns 150 ns 440 mW 385 mW 330 mW 5.5 mW/ 0.55 mW (L-version)
1/16
Semiconductor
PIN CONFIGURATION (TOP VIEW)
DIN 1 WE 2 RAS 3 NC 4 A10R 5 A0 9 A1 10 A2 11 A3 12 VCC 13
MSM512100/L
26 VSS 25 DOUT 24 CAS 23 OE 22 A9 18 A8 17 A7 16 A6 15 A5 14 A4
26/20-Pin Plastic SOJ
Pin Name A0 - A9, A10R RAS CAS DIN DOUT OE WE VCC VSS NC
Function Address Input Row Address Strobe Column Address Strobe Data Input Data Output Output Enable Write Enable Power Supply (5 V) Ground (0 V) No Connection
2/16
Semiconductor
MSM512100/L
BLOCK DIAGRAM
RAS CAS
Timing Generator
Timing Generator
10
Column Address Buffers
10
Column Decoders
Write Clock Generator
WE OE
A0 - A9
Internal Address Counter
Refresh Control Clock
Sense Amplifiers
I/O Selector
Output Buffer
DOUT
10
A10R VCC
1
Row Address Buffers
11
Row Decoders
Word Drivers
Memory Cells
Input Buffer
DIN
On Chip VBB Generator
VSS
3/16
Semiconductor
MSM512100/L
ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings
Parameter Voltage on Any Pin Relative to VSS Short Circuit Output Current Power Dissipation Operating Temperature Storage Temperature Symbol VT IOS PD* Topr Tstg Rating -1.0 to 7.0 50 1 0 to 70 -55 to 150 Unit V mA W C C
*: Ta = 25C Recommended Operating Conditions
Parameter Power Supply Voltage Input High Voltage Input Low Voltage Symbol VCC VSS VIH VIL Min. 4.5 0 2.4 -1.0 Typ. 5.0 0 -- -- Max. 5.5 0 6.5 0.8 (Ta = 0C to 70C) Unit V V V V
Capacitance
Parameter Input Capacitance (A0 - A9, A10R, DIN) Input Capacitance (RAS, CAS, WE, OE) Output Capacitance (DOUT) Symbol CIN1 CIN2 COUT Typ. -- -- --
(VCC = 5 V 10%, Ta = 25C, f = 1 MHz) Max. 6 7 7 Unit pF pF pF
4/16
Semiconductor DC Characteristics
MSM512100/L
(VCC = 5 V 10%, Ta = 0C to 70C) Condition MSM512100 MSM512100 MSM512100 /L-60 /L-70 /L-80 Unit Note Min. Max. VCC 0.4 10 Min. 2.4 0 -10 Max. VCC 0.4 10 Min. 2.4 0 -10 Max. VCC 0.4 10 V V mA 2.4 0 -10
Parameter Output High Voltage Output Low Voltage Input Leakage Current
Symbol
VOH IOH = -5.0 mA VOL IOL = 4.2 mA 0 V VI 6.5 V; ILI All other pins not under test = 0 V DOUT disable 0 V VO 5.5 V RAS, CAS cycling, tRC = Min. RAS, CAS = VIH ICC2 RAS, CAS VCC -0.2 V RAS cycling, ICC3 CAS = VIH, tRC = Min. RAS = VIH, ICC5 CAS = VIL, DOUT = enable ICC6 RAS cycling, CAS before RAS RAS = VIL, ICC7 CAS cycling, tPC = Min. tRC = 125 ms, ICC10 CAS before RAS, tRAS 1 ms
Output Leakage Current Average Power Supply Current (Operating) Power Supply Current (Standby) Average Power Supply Current (RAS-only Refresh) Power Supply Current (Standby) Average Power Supply Current (CAS before RAS Refresh) Average Power Supply Current (Fast Page Mode) Average Power Supply Current (Battery Backup)
ILO
-10
10
-10
10
-10
10
mA
ICC1
-- -- -- -- --
80 2 1 100 80
-- -- -- -- --
70 2 1 100 70
-- -- -- -- --
60 2 1 100 60
mA 1, 2
mA mA
1 1, 5
mA 1, 2
--
5
--
5
--
5
mA
1
--
80
--
70
--
60
mA 1, 2
--
60
--
50
--
40
mA 1, 3
--
200
--
200
--
200
mA
1, 4, 5
Notes : 1. 2. 3. 4. 5.
ICC Max. is specified as ICC for output open condition. The address can be changed once or less while RAS = VIL. The address can be changed once or less while CAS = VIH. VCC - 0.2 V VIH 6.5 V, -1.0 V VIL 0.2 V. L-version.
5/16
Semiconductor AC Characteristics (1/2)
MSM512100/L
(VCC = 5 V 10%, Ta = 0C to 70C) Note 1, 2, 3, 11, 12 Parameter Random Read or Write Cycle Time Read Modify Write Cycle Time Fast Page Mode Cycle Time Fast Page Mode Read Modify Write Cycle Time Access Time from RAS Access Time from CAS Access Time from Column Address Access Time from CAS Precharge Access Time from OE Output Low Impedance Time from CAS CAS to Data Output Buffer Turn-off Delay Time OE to Data Output Buffer Turn-off Delay Time Transition Time Refresh Period Refresh Period (L-version) RAS Precharge Time RAS Pulse Width RAS Pulse Width (Fast Page Mode) RAS Hold Time RAS Hold Time referenced to OE CAS Precharge Time (Fast Page Mode) CAS Pulse Width CAS Hold Time CAS to RAS Precharge Time RAS Hold Time from CAS Precharge RAS to CAS Delay Time RAS to Column Address Delay Time Row Address Set-up Time Row Address Hold Time Column Address Set-up Time Column Address Hold Time Column Address Hold Time from RAS Column Address to RAS Lead Time MSM512100 MSM512100 MSM512100 /L-70 /L-80 /L-60 Unit Note Symbol Min. tRC tRWC tPC tPRWC tRAC tCAC tAA tCPA tOEA tCLZ tOFF tOEZ tT tREF tREF tRP tRAS tRASP tRSH tROH tCP tCAS tCSH tCRP tRHCP tRCD tRAD tASR tRAH tASC tCAH tAR tRAL 110 130 40 60 -- -- -- -- -- 0 0 0 3 -- -- 40 60 60 15 15 10 15 60 5 35 20 15 0 10 0 15 50 30 Max. -- -- -- -- 60 15 30 35 15 -- 15 15 50 16 128 -- 10,000
100,000
Min. 130 155 45 70 -- -- -- -- -- 0 0 0 3 -- -- 50 70 70 20 20 10 20 70 5 40 20 15 0 10 0 15 55 35
Max. -- -- -- -- 70 20 35 40 20 -- 20 20 50 16 128 -- 10,000
100,000
Min. 150 175 50 75 -- -- -- -- -- 0 0 0 3 -- -- 60 80 80 20 20 10 20 80 5 45 20 15 0 10 0 15 60 40
Max. -- -- -- -- 80 20 40 45 20 -- 20 20 50 16 128 -- 10,000
100,000
ns ns ns ns ns ns ns ns ns ns ns ns ns ms ms ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 5 6 4, 5, 6 4, 5 4, 6 4 4 4 7 7 3
-- -- -- 10,000 -- -- -- 45 30 -- -- -- -- -- --
-- -- -- 10,000 -- -- -- 50 35 -- -- -- -- -- --
-- -- -- 10,000 -- -- -- 60 40 -- -- -- -- -- --
6/16
Semiconductor AC Characteristics (2/2)
MSM512100/L
(VCC = 5 V 10%, Ta = 0C to 70C) Note 1, 2, 3, 11, 12 Parameter Read Command Set-up Time Read Command Hold Time Read Command Hold Time referenced to RAS Write Command Set-up Time Write Command Hold Time Write Command Hold Time from RAS Write Command Pulse Width OE Command Hold Time Write Command to RAS Lead Time Write Command to CAS Lead Time Data-in Set-up Time Data-in Hold Time Data-in Hold Time from RAS OE to Data-in Delay Time CAS to WE Delay Time Column Address to WE Delay Time RAS to WE Delay Time CAS Precharge WE Delay Time CAS Active Delay Time from RAS Precharge RAS to CAS Set-up Time (CAS before RAS) RAS to CAS Hold Time (CAS before RAS)
Symbol
MSM512100 MSM512100 MSM512100 /L-70 /L-80 /L-60 Unit Note Min. Max. -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Min. 0 0 0 0 10 50 10 20 20 20 0 15 55 20 20 35 70 40 5 5 10 10 10 10 10 Max. -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Min. 0 0 0 0 10 60 10 20 20 20 0 15 60 20 20 40 80 45 5 5 10 10 10 10 10 Max. -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 9 9 9 9 10 10 8 8 9 0 0 0 0 10 45 10 15 15 15 0 15 50 15 15 30 60 35 5 5 10 10 10 10 10
tRCS tRCH tRRH tWCS tWCH tWCR tWP tOEH tRWL tCWL tDS tDH tDHR tOED tCWD tAWD tRWD tCPWD tRPC tCSR tCHR
WE to RAS Precharge Time (CAS before RAS) tWRP WE Hold Time from RAS (CAS before RAS) tWRH RAS to WE Set-up Time (Test Mode) RAS to WE Hold Time (Test Mode) tWTS tWTH
7/16
Semiconductor Notes:
MSM512100/L
1. A start-up delay of 200 s is required after power-up, followed by a minimum of eight initialization cycles (RAS-only refresh or CAS before RAS refresh) before proper device operation is achieved. 2. The AC characteristics assume tT = 5 ns. 3. VIH (Min.) and VIL (Max.) are reference levels for measuring input timing signals. Transition times (tT) are measured between VIH and VIL. 4. This parameter is measured with a load circuit equivalent to 2 TTL loads and 100 pF. 5. Operation within the tRCD (Max.) limit ensures that tRAC (Max.) can be met. tRCD (Max.) is specified as a reference point only. If tRCD is greater than the specified tRCD (Max.) limit, then the access time is controlled by tCAC. 6. Operation within the tRAD (Max.) limit ensures that tRAC (Max.) can be met. tRAD (Max.) is specified as a reference point only. If tRAD is greater than the specified tRAD (Max.) limit, then the access time is controlled by tAA. 7. tOFF (Max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels. 8. tRCH or tRRH must be satisfied for a read cycle. 9. tWCS, tCWD, tRWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If tWCS tWCS (Min.), then the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If tCWD tCWD (Min.) , tRWD tRWD (Min.), tAWD tAWD (Min.) and tCPWD tCPWD (Min.), then the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, then the condition of the data out (at access time) is indeterminate. 10. These parameters are referenced to the CAS leading edge in an early write cycle, and to the WE leading edge in an OE control write cycle, or a read modify write cycle. 11. The test mode is initiated by performing a WE and CAS before RAS refresh cycle. This mode is latched and remains in effect until the exit cycle is generated. The test mode specified in this data sheet is a 4-bit parallel test function. RA10 and CA0 are not used. In a read cycle, if all internal bits are equal, the data output pin will indicate a high level. If any internal bits are not equal, the data output pin will indicate a low level. The test mode is cleared and the memory device returned to its normal operating state by performing a RAS-only refresh cycle or a CAS before RAS refresh cycle. 12. In a test mode read cycle, the value of access time parameters is delayed for 5 ns for the specified value. These parameters should be specified in test mode cycle by adding the above value to the specified value in this data sheet.
8/16
E2G0089-17-41B Semiconductor MSM512100/L
TIMING WAVEFORM
Read Cycle
VIH - RAS VIL - tCRP CAS VIH - VIL - tRCD tRAS tCSH tRSH tCAS tRC tRP
tCRP
Address
Write Cycle (Early Write)
Address VIH - VIL -
,, , , ,,
tRAD tASR tRAH tASC tRAL tCAH VIH - VIL - Row Column tAR tRCS tRRH tRCH WE VIH - VIL - VIH - VIL - tROH OE tOEA tAA tCAC tOEZ tRAC tCLZ tOFF DOUT VOH - VOL - Open Valid Data "H" or "L"
tRC
VIH - RAS V - IL
tRAS
tRP
tCRP
tRCD
tRSH
tCSH
tCRP
V CAS IH - VIL -
tCAS
tAR
tASR
tRAD
tRAH
tASC
tRAL tCAH
Row
Column
tWCR
tCWL
tWCS
tWCH
VIH - WE VIL - OE VIH - VIL -
tWP
tDHR
tRWL
tDS
tDH
DIN
VIH - VIL -
Valid Data
DOUT
VOH - VOL -
Open
"H" or "L"
9/16
Semiconductor Read Modify Write Cycle
tRWC VIH - RAS V - IL tCRP CAS VIH - VIL - tRCD tCAS tAR tCSH tCWL tRAS tRSH
MSM512100/L
tRP
tRWL
tCRP
V Address IH - VIL -
, ,
tASR tRAD tRAH tASC tRAL tCAH Row Column tAWD tRWD tCWD tWP WE VIH - VIL - tRCS tOED tOEH OE VIH - VIL - tOEA tOEZ tDS tDH DIN VIH - VIL - Valid Data tCAC tAA tRAC DOUT VOH - VOL - Open
Valid Data
tCLZ
"H" or "L"
10/16
Semiconductor Fast Page Mode Read Cycle
tRASP VIH - RAS VIL - tCRP V CAS IH - VIL - tASR tRAH tRHCP tCSH tRCD tCAS tCP tPC tCAS tCP tRSH tCAS
MSM512100/L
tRP
tCRP
Address
Fast Page Mode Write Cycle (Early Write)
RAS VIH - VIL - VIH - VIL -
, , , ,
tCAH tASC tCAH tASC tRAL tCAH VIH - VIL - Row Column Column Column tRAD tRCH tRCS tRCS tRCH tRRH tRCS tRCH VIH - WE VIL - tOEA tOEA tOEA VIH - OE VIL - tOEZ tOEZ tOEZ tCAC tCAC tCAC tAA tRAC tAA tCPA tAA tCPA DOUT VOH - VOL - Valid Data tCLZ tOFF tCLZ Valid Data tOFF tCLZ Valid Data tOFF "H" or "L"
tRASP tRP tRHCP tCRP tRCD tCAS tCP tPC tCAS tCP tRSH tCAS tCRP CAS tASR tRAH tAR tASC tCAH tASC tCAH tASC tRAL tCAH Address VIH - VIL - Row Column Column Column tRAD tWCR tRWL WE VIH - VIL - tWCS tCWL tWP tWCH tWCS tCWL tWCH tWP tDH tWCS tCWL tWCH tWP tDH tDS tDH tDS tDS DIN VIH - VIL - VOH - VOL - Valid Data Valid Data Valid Data tDHR DOUT Open Note: OE = "H" or "L" "H" or "L"
tAR tASC
11/16
Semiconductor
Fast Page Mode Read Modify Write Cycle
Address VIH - VIL -
,,, , , , ,
MSM512100/L
tRASP RAS VIH - VIL - tRHCP tRCD tCSH CAS VIH - VIL - tCAS tCP tPRWC tCAS tRSH tRP tCP tCRP tCAS tASR tAR tRAH tASC tCAH tASC tCAH tASC tCAH tRAL Row Column
Column Column
tRCS
tRWD tCWD tAWD tAA tCAC
tCWL tRCS
tCPWD tCWD tAWD
tCWL tRCS
tCPWD tCWD tCPA tAA tCAC tAWD
tCWL
tRWL
VIH - WE VIL -
tWP
tRAD
tCPA tAA tCAC
tWP tDS
tWP
tDS
tDS
tOEA
tOED
tOEA
tOED
tOEA
tOED
OE
VIH - VIL -
tOEZ
tOEZ
tOEZ
tRAC
DOUT
VOH - VOL - VIH - VIL -
tCLZ
Valid Data
tCLZ
Valid Data
tCLZ
Valid Data
tDH
tDH
tDH
DIN
Valid Data
Valid Data
Valid Data
"H" or "L"
12/16
, ,,
Semiconductor MSM512100/L RAS-Only Refresh Cycle
tRC tRAS tRP RAS VIH - VIL - tRPC tCRP CAS VIH - VIL - tASR tRAH Address VIH - VIL - Row tOFF DOUT VOH - VOL - Open Note: WE, OE = "H" or "L" "H" or "L"
CAS before RAS Refresh Cycle
tRC
tRAS
tRP
RAS
VIH - VIL -
tRPC
tRPC
tCP
tCSR
tCHR
CAS
VIH - VIL -
tWRP
tWRH
tWRP
WE
VIH - VIL -
tOFF
DOUT
VOH - VOL -
Open
Note: OE, Address = "H" or "L"
"H" or "L"
13/16
Semiconductor
Hidden Refresh Read Cycle
VIH - VIL -
Hidden Refresh Write Cycle
,,, ,,, , ,,
MSM512100/L
tRC tRAS tRP tRAS RAS tCRP tRCD tRSH tCHR CAS VIH - VIL - tRAD tASR tRAH tASC tRAL tCAH Address VIH - VIL - Row Column tRCS tAR tRRH tWRP tWRH WE VIH - VIL - tROH OE VIH - VIL - tOEA tOEZ tRAC tAA tCAC tOFF DOUT VOH - VOL - Valid Data tCLZ "H" or "L"
tRC
tRAS
tRP
tRAS
RAS
VIH - VIL - VIH - VIL -
tCRP
tRCD
tRSH
tCHR
CAS
tRAD
tAR
tASR
tRAH
tASC
tRAL tCAH
Address
VIH - VIL -
Row
Column
tWCR tWCS
WE
VIH - VIL - VIH - VIL - VIH - VIL -
tRWL tWCH tWP
tWRP
tWRH
OE
tDS
tDH
DIN
Valid Data
tDHR
DOUT
VOH - VOL -
Open
"H" or "L"
14/16
Semiconductor
Test Mode Initiate Cycle
RAS
CAS
WE
DOUT
,
MSM512100/L
tRC tRP tRAS VIH - VIL - tRPC tCP tCSR tCHR VIH - VIL - tWTS tWTH VIH - VIL - tOFF VOH - VOL - Open Note: OE, Address, DIN = "H" or "L" "H" or "L"
15/16
Semiconductor
MSM512100/L
PACKAGE DIMENSIONS
(Unit : mm)
SOJ26/20-P-300-1.27
Mirror finish
Package material Lead frame material Pin treatment Solder plate thickness Package weight (g)
Epoxy resin 42 alloy Solder plating 5 mm or more 0.80 TYP.
Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
16/16

▲Up To Search▲

Price & Availability of MSM512100

	To Download MSM512100 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .